Nano-memory is a new memory storage technology which may be used for memory applications such as aerospace, nano-bioengineering, etc. It provides smaller, faster and lower energy device. This technology blends together tiny carbon nano-tubes with conventional semiconductor. During encoding and decoding process, the error may occur in the codeword which results in the mismatching or loss of information. Error detection and correction are main issues in the memory which needs to be identified and corrected. The proposed method will identify the error and correct the error in the memory application using Majority Logic Decoder and Detector (MLDD). MLDD corrects the error based on number of parity check equation. This technology reduces the Niteration to three iteration, if the codeword doesn't contain any fault. It reduces the memory access time when there is no fault in data read. However it reduces the decoding time that increase memory application. This method uses decoder to detect the failure which minimizes the area and power consumption.
INTRODUCTION
In the present circumstances Complementary Metal-Oxide Semiconductor (CMOS) technology has rapidly proceeds to nano memory [2] . In memories, there may be mismatch of information or loss of information during encoding and decoding process. Since memories are one of the most commonly used type of circuits, it is important to protect them against error. Error Correcting Codes (ECCs) have been used for correcting the codeword in the memory. Static RandomAccess Memory collapse rates are amplified extensively, as a result posing a main reliability concern for many applications [12] .
Memories are most sensitive components to soft errors. Memory cells can be upset by less charge; there may be higher upset rate in past technologies [9] . Nano memory architectures used the memory central part and nano wire crossbars [3] . Error Correcting Codes are commonly used on memories. Codeword is parity bits and are appending with the data bits. Codeword is writteninto and read from the memories [6] . The Hamming codes and Hsiao codes are used to correct the single bit-flip and double bit-flips in the memory, area and performances are high [7] [11] . For multiple errors, codes needed more parity bits in the above methods and hence not efficient [1] [4] [5] .
Bose-Chaudhuri-Hocquenghem (BCH)is authoritative random error correcting codes. It is used in the communication system. The demerits of these codes are redundancy requirement and complex decoding so they are not used in high speed memory application [8] . Berlekamp-Massey, Euclidian and weight decoding algorithms require multicycles decoding, which is not adequate for embedded memories [10] .Syndrome vectors are simple and power decoder. It detects the error in the codeword and corrects it. The drawback is that, for N-bits it will process N iteration. MLD is simple decoder and complexity. The demerits of the MLD are that performances of the system are reduced because it takes N-iteration for N-bit codeword [8] .
This paper is organized as follows Section II discusses the overview of MLD method and syndrome vector. Section III presents the ML decoder and detector (MLDD). Section IV shows the results and discussion. Conclusion is made in Section V.
MAJORITY LOGIC DECODER
Error control refers to mechanism to detect and correct the errors that occur in the codeword. The most common techniques for error control are as follows MLD work is based on number of parity check equation. The ML decoder obtains the results after the N-iteration for the Nbit codeword. The codeword does not contain any error but it will take N-iteration. It will increase in the execution of the codeword process as well as power consumption. Figure 1 is the Schematic of MLD method. For this ML decoder, the codeword will be of 73 bit, it will process for 73-iteration and finally the output will be delivered. If the codeword does not contain any error, the ML decoder will process for 73 iteration and error in the codeword. The ML decoder iteration is useful for correcting the error in the codeword but mostly the error will not be in the jeopardy.
ML decoder is straightforward and capable of correcting the random errors in the codeword based on parity check equation. In this ML decoder, it consists of three modules. They are as follows The input codeword bits are stored in the cyclic shift register and shifted to all the registers. It circulates all codeword bits of the register around both MSB and LSB ends with no loss of information. The schematic of the MLDD method is shown in Fig. 2 . The cyclic shift register consists of two modules as follows:
The in-between bits in each register are used to analyze the results from XOR matrix. In the Nth cycle, the results have attained the final register, and make the output bits. The codeword are corrupted by soft error which results in the wrong codeword. The codeword is passed to the shift register; the decoding process begins by calculating the parity check equation in the XOR matrix. The resulting values are forwarded to the majority gate module for calculating the correctness. If the number of 0's is lesser than number of 1's, that indicates the current bit of the codeword is wrong. To mitigate this problem, trigger signal is passed to correct the codeword. Otherwise there is no extra operation is needed which means the current bit is error-free.
The codeword in the register are rotated and the above process is taken place to check all the codeword. If there are N bits, the ML decoder process takes N iteration.
This algorithm needs N iteration for N bit codeword input. The main demerits are that performances of the MLD scheme based on the codeword size.
SYNDROME VECTOR
Syndrome vector method overcomes the demerits of Majority Logic Decoder (MLD) method. The faulty codeword are decoder, by adding the fault detector which calculates the syndrome value. This will not affect the performances of the system because most of the codeword are error-free. The main drawback of this system increases the complexity to the design.
Based on parity check equation, the XOR matrix calculates the syndrome value. This increases the complexity of the syndrome value vector based on the size of the codeword. An error in the codeword is identified when the syndrome vector value is '1', then the ML decoder is used to correct the wrong codeword. Otherwise it forwards the codeword to the output, without correcting cycles.
In this method, the performance is improved the performances of the system but additional module which increases the complexity to the design. Further, it increases the power complexity and reduces the performances of the system.
It will increase the power consumption. Syndrome vector is oldest technology, which is used to detect the error in the codeword. Syndrome decoder is linear decoder. Hamming code is one of the example of syndrome decoder.
Thus the proposed MLDD method overcomes the demerits of above existing method. If the 73-bit codeword is error-free, then output will be processed in the three iteration. It helps to obtain the result in three cycles
MAJORITY LOGIC DECODER AND DETECTOR
The modified version of MLD that overcomes the disadvantages of Majority Logic Decoder and syndrome vector with Majority Logic Decoder method. MLDD is straightforward, power decoder and capable of correcting several random bit-flips that depending in the number of the parity check equation.
In the MLDD method, the 73-bit codeword input is encoded and decoded. If codeword does not contain any error, then the output will be processed in three iterations. The codeword is 'n' bit encoded block of bits. It contains information bits and parity bits. A block of 'k' bits are encoded to become a block of 'n' bits called codeword. The cyclic shift register with the output codeword of Most Significant Bit (MSB) is connected to Least Significant Bit (LSB) as codeword input.After the cyclic shift, all the codeword bits retain in the register, but their respective bit position changes. It circulates all codeword bits of the register around both MSB and LSB ends with no loss of information.
Fig. 3 Schematic of MLDD method.
The algorithm for MLDD method is to detect the error and correct. The flow chart for MLDD method as shown in figure 4.
• Iteration from 1 to 3 will be performed for detection of the error in the codeword.
• If the codeword is error free then output will be obtained in three iteration. Otherwise iteration is continued to detect and correct the error in the codeword.
• Iteration from 4 to N will be preformed to correct the error in the codeword.
• Performances N+1 to N+3 iteration are to detect the error in codeword.
• If the error is detected then it will corrected. Otherwise retransmission will be processed The cyclic shift register consists of two modules as follows
In the MLDD method, the cyclic shift register, shifts the 73-bit codeword depends on selection line input and XOR value [13] . The input codeword is given to cyclic shift register setting the selection line is zero, then the input codeword is progressed to output. If the selection line is one, the cyclic shift register shift the given input codeword based on the XOR value.
In the XOR-matrix, codeword are arranged based on set polynomial, such that all the bits are arranged in matrix form. Difference set is defined as a collection of integers chosen from the set such that no two of the ordered difference modulo are identical.The XOR-matrix output generated as one, and then the codeword has error. It helps to detect the error in the codeword. Majority gate produces the result based on the XOR-matrix. It depends on the maximum counted value and corresponding value. If the XOR-matrix maximum value is one, which means majority gate output will be one. This implies that the first bit codeword input does not contain error. But error may be presented in other bits.
Fig. 4. Flow chart of MLDD method.
Control unit is main module in MLDD method; it helps to produce the output in three iteration when there is no error in the memory system. Control unit triggers the tri-state buffer to produce the output in the three iteration. In the three iteration the OR gate assess the content from the recognized register. When the result is '0' the Finite State Machine sent out the finish signal indicating that the processed codeword is errorfree. In other case, if the output will be non-zero then iteration is continued and error is detected and corrected. Tri-state buffer initially stores the codeword. If the finish signal is passed to the tri-state buffer after three iteration, then output is displayed.
RESULT AND DISCUSSION
Syndrome vector are useful to detect the error in the codeword. Syndrome vector is oldest technology compared to other technology. It is used to calculate the matrix value. If syndrome vector produces zero value, then codeword is error-free, otherwise codeword contains the error. Syndrome vector output shown in Figure 5 . The cyclic register output is depending on selection line and XOR value. .
Fig. 5. Syndrome vector output
If the selection line is given as disabled then the given 73-bit codeword input is step forward to output. If the selection line is enabled, then right shifted as the value '0' or '1' depends on the XOR-matrix value. The XOR-matrix is used to detect the error in codeword. If there is no error in codeword then the XOR-matrix values will be zero. If the codeword contains any error, then XOR-matrix value will be non-zero. Majority gate output is depends on the XOR-matrix value. If the XORmatrix value has maximum number of zero, then majority gate output will be zero. Otherwise output will be one.
Fig. 6 MLD method without error
MLD is used to detect and correct the error in the memory. In these existing methods the main drawback is iteration count is not reduced, when codeword does not contain error/fault. MLD without error illustrated in figure 5 .In the existing methods, syndrome vector and MLD method, the given codeword is without error, it will process till 73 iteration.MLD with error illustrated in figure 7. In this proposed MLDD method, the process of finding the error is same. The main aim is to reduce the iteration when codeword is faultless. The cyclic shift register, majority gate, XOR-matrix are identical as in MLD and syndrome. The various modules are Control unit, FSM, Counter, Tri-state buffer.
The counter in the control unit is used to count the values from 0th iteration till 3rd iteration constantly having the value. If the counter maintains the same value then finish signal is passed to tri-state buffer. Tri-state buffer initially stores the codeword; it will be processed in the output. MLDD without error illustrates in figure 8 . MLDD with error shown in figure  9 . 
Performances
The performances of the both MLD and MLDD method are illustrated. The number of data bits and parity bits are shown in table I. To know the possible cases, all combination of bit flips is shown in Table II . The errors, detected in one iteration, has been improved which is illustrated in table III. In this method upto four bit error can be detected and corrected. The number of combination is shown in Table II . The codeword N=73 bits can be correcting upto four bit. Based on our design, the probability of finding the errors upto four bits in the first three iteration is less. Modifications may be done to improve the performances. 
Area
The performances of the proposed MLDD method is faster when compared to existing method MLD and MLD with syndrome vector.

The existing method MLD method needs less area compared to MLD with syndrome vector and MLDD method.
The performances of MLD with syndrome vector are high when compared to MLD method. 
The proposed MLDD method, the speed is increased when compared to MLD and MLD with syndrome vector.
The power consumption is less in MLDD method when compared to MLD and MLD with syndrome vector.
Memory Access Time
The accessing time of the MLD method is based on the codeword length, for example, if the codeword N=73 bit length, and then the data is accessed for 73 iterations. The proposed MLDD method depends on the error rate. If codeword contains fault, MLDD method needs 73 iterations to detect and correct the error in the codeword. Otherwise the data is accessed in the memory for three iterations only. Therefore memory access speed is improved Table III shows the results for two bit-flips for codeword N=73 bits. The whole decoding process is done to detect and correct the fault in the codeword. If it is assumed that the codeword has no error, the proposed method speed is increased in ideal condition. The results of two bit-flips are shown in Table III .
The area of the MLDD method is reduced with N bit codeword, when compared to MLD method. The MLDD method itself detects and corrects the error in the codeword. The MLDD method is not dependent on the size of the codeword.
The complexity of the MLDD method is less as compared to MLD with syndrome vector. The problem in MLDD method is that extra three iterations are required to shift the codeword. If the codeword is wrong, N iteration is required for the codeword to detect and correct the error. If codeword is errorfree, the decoding process requires three iterations. The comparison of existing methods and proposed method are shown in table IV. 
CONCLUSION
In this paper, an error detection mechanism, called Majority Logic Decoder and Detector has been proposed based on Majority Logic Decoder technique. The simulation results are explained about the detection and correction of the error using the proposed MLDD method. In this paper, the better performance is achieved by MLDD method compared to MLD and MLD with syndrome vector. The main advantage of the MLDD technique which is designed independent of the size of the codeword. This helps to reduce the area when compared to other technique. The further scope is to eliminate the silent error corruption.If the input has more than four bit error in the codeword,then the MLDD process is not exactly suitable to correctthe codeword. In such case, silent fault corruption may occur. To reduce such fault, one more detection logic can be implemented after the completion of 73 iteration.
